Repository logo
  • English
  • العربية
  • বাংলা
  • Català
  • Čeština
  • Deutsch
  • Ελληνικά
  • Español
  • Suomi
  • Français
  • Gàidhlig
  • हिंदी
  • Magyar
  • Italiano
  • Қазақ
  • Latviešu
  • Nederlands
  • Polski
  • Português
  • Português do Brasil
  • Srpski (lat)
  • Српски
  • Svenska
  • Türkçe
  • Yкраї́нська
  • Tiếng Việt
Log In
New user? Click here to register.Have you forgotten your password?
  1. Home
  2. Scholalry Output
  3. Publications
  4. Band-to-Band Tunneling Based Ultra-Energy-Efficient Silicon Neuron
 
  • Details

Band-to-Band Tunneling Based Ultra-Energy-Efficient Silicon Neuron

Source
IEEE Transactions on Electron Devices
ISSN
00189383
Date Issued
2020-06-01
Author(s)
Chavan, Tanmay
Dutta, Sangya
Mohapatra, Nihar R.  
Ganguly, Udayan
DOI
10.1109/TED.2020.2985167
Volume
67
Issue
6
Abstract
The human brain comprises about a hundred billion neurons connected through quadrillion synapses. Spiking neural networks (SNNs) take inspiration from the brain to model complex cognitive and learning tasks. Neuromorphic engineering implements SNNs in hardware, aspiring to mimic the brain at scale (i.e., 100 billion neurons) with biological area and energy efficiency. The design of ultra-energy-efficient and compact neurons is essential for the large-scale implementation of SNNs in hardware. In this article, we have experimentally demonstrated a partially depleted (PD) silicon-on-insulator (SOI) MOSFET-based leaky integrate-and-fire (LIF) neuron, where energy efficiency and area efficiency are enabled by two elements of the design-first is the tunneling-based operation and the second is a compact subthreshold SOI control circuit design. Band-to-band tunneling (BTBT)-induced hole storage in the body is used for the 'integrate' function of the neuron. A compact control circuit 'fires' a spike when the body's potential exceeds the firing threshold. The neuron then 'resets' by removing the stored holes from the body contact of the device. Additionally, the control circuit provides 'leakiness' in the neuron, which is an essential property of the biological neurons. The proposed neuron provides 10\times higher area efficiency compared to the CMOS design with equivalent energy/spike. Alternatively, it has a 10^{4}\times higher energy efficiency at area-equivalent neuron technologies. Biologically comparable energy efficiency and area efficiency, along with CMOS compatibility, make the proposed device attractive for large-scale hardware implementation of SNNs.
Publication link
https://arxiv.org/pdf/1902.09726
URI
https://d8.irins.org/handle/IITG2025/24128
Subjects
Band-to-band tunneling (BTBT) | Leaky integrate-and-fire (LIF) | Neuron | Silicon-on-insulator (SOI)
IITGN Knowledge Repository Developed and Managed by Library

Built with DSpace-CRIS software - Extension maintained and optimized by 4Science

  • Privacy policy
  • End User Agreement
  • Send Feedback
Repository logo COAR Notify