Singh, JatindeepJatindeepSinghMohapatra, SatyajitSatyajitMohapatraMohapatra, Nihar RanjanNihar RanjanMohapatra2025-08-302025-08-302017-01-01[9789811074691]10.1007/978-981-10-7470-7_62-s2.0-85039431544https://d8.irins.org/handle/IITG2025/23025The 64b/66b technique conventionally is suited for low BER fiber optic channels, but can be extended for higher BER channels by including proper error correcting code and preamble. A modified 64b/66b line encoding technique for the design of high speed SERDES is proposed. Unlike earlier 8b/10b technology, run-length is no more guaranteed but is statistically bound. Generated polynomials are statistically tested in MATLAB prior VHDL implementation. Optimal selection of primitive polynomial limits run length to 11 and provides sub-optimal data security. Proposed 64/66b encoding technique reduces overhead by 15.8% (at 6.3% CRC) with respect to conventional 8b/10b, while is also suited for high BER channels like wireless and free space. A performance optimum between security, run-length, ISI and DC equalization, this scheme finds potential application in space camera electronics, 5G technology and other IOT applications like driverless cars that require to handle large volumes of real time data with sufficient security on high BER wireless channels.falseBit error rate (BER) | Cyclic redundancy check (CRC) | Encoding technique | Inter-Symbol interference (ISI) | Serializer-Deserializer (SERDES)Performance optimized 64b/66b line encoding technique for high speed SERDES devicesConference Paper56-6120170cpBook Series1