Development and validation of compact models for LDMOS transistor with channel doping gradient
Source
Indian Institute of Technology, Gandhinagar
Date Issued
2020-01-01
Author(s)
Patil, Shubham
Subjects
18210112
Electrical Engineering
High Voltage Devices
Power Management Integrated Circuits
HiSIM-HV2 Model
Circuit Simulator
Gate Charge
