ASOCC: an evaluation framework for asynchronous and synchronous network-on-chip architectures
Source
Indian Institute of Technology, Gandhinagar
Date Issued
2020-01-01
Author(s)
Sneha
Subjects
13310023
Electrical Engineering
Synchronous Systems
Network-on-chip
PANE Models
Routing Algorithms
Router Architectures
